Design of A Bit-Serial Artificial Neuron VLSI Architecture with Early Termination. - Yun-Nan Chang; Guan-Jhen Chen (ICEIC, 2019)