FPGA implementation of layered low density parity check error correction codes. - Abdulsamet Caglan; Ersen Balcisoy; Emre Kirkaya; Gurbannazar Charyyev; Adem Çiçek; Enver Cavus (SIU, 2017)