FPGA Implementation of Cycle-Reduced Diagonal Data Flow Systolic Array for Edge Device AI. - Gyubin Seong; Jong Kang Park; Jong Tae Kim (ISOCC, 2023)