Low Power 16 x 16 Bit Multiplier Design Using PAL-2N Logic Family. - H. H. Wong; K. T. Lau (J. Circuits Syst. Comput., 2002)