A high-speed, low-power 3D-SRAM architecture. - H. Henry Nho; Mark Horowitz; S. Simon Wong (CICC, 2008)