Hai Lin

Affiliations:
  • University of Connecticut, Storrs, CT, USA


According to our database1, Hai Lin authored at least 12 papers between 2007 and 2012.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2012
Hierarchical Design of an Application-Specific Instruction Set Processor for High-Throughput and Scalable FFT Processing.
IEEE Trans. Very Large Scale Integr. Syst., 2012

Resource Sharing of Pipelined Custom Hardware Extension for Energy-Efficient Application-Specific Instruction Set Processor Design.
ACM Trans. Design Autom. Electr. Syst., 2012

2010
Architectural Enhancement and System Software Support for Program Code Integrity Monitoring in Application-Specific Instruction-Set Processors.
IEEE Trans. Very Large Scale Integr. Syst., 2010

Exploring custom instruction synthesis for application-specific instruction set processors with multiple design objectives.
Proceedings of the 2010 International Symposium on Low Power Electronics and Design, 2010

A novel multi-objective instruction synthesis flow for application-specific instruction set processors.
Proceedings of the 20th ACM Great Lakes Symposium on VLSI 2009, 2010

2009
Orchestrating Horizontal Parallelism and Vertical Instruction Packing of Programs to Improve System Overall Efficiency.
IEEE Trans. Computers, 2009

A Hierarchical Design of an Application-specific Instruction Set Processor for High-throughput FFT.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2009), 2009

Design of an application-specific instruction set processor for high-throughput and scalable FFT.
Proceedings of the Design, Automation and Test in Europe, 2009

2008
Thermal-aware Design Considerations for Application-Specific Instruction Set Processor.
Proceedings of the IEEE Symposium on Application Specific Processors, 2008

Harnessing Horizontal Parallelism and Vertical Instruction Packing of Programs to Improve System Overall Efficiency.
Proceedings of the Design, Automation and Test in Europe, 2008

2007
Compiler-assisted architectural support for program code integrity monitoring in application-specific instruction set processors.
Proceedings of the 25th International Conference on Computer Design, 2007

Utilizing custom registers in application-specific instruction set processors for register spills elimination.
Proceedings of the 17th ACM Great Lakes Symposium on VLSI 2007, 2007


  Loading...