A high-performance VLSI architecture for variable block size motion estimation. - Hsin-Chou Chi; Han-Sheng Liu; Hsi-Che Tseng (GCCE, 2014)