FPGA Delay Model Considering Logic-Level and Transistor-Level Parameters. - Qiang Liu; HanJing Qian (FCCM, 2017)

Fast and accurate circuit delay model for FPGA architectural exploration. - Qiang Liu; HanJing Qian (IET Comput. Digit. Tech., 2017)