An Inverter-Based Analog Front End for a 56 GB/S PAM4 Wireline Transceiver in 16NMCMOS. - Kevin Zheng; Yohan Frans; Sai Lalith Ambatipudi; Santiago Asuncion; Hari Teja Reddy; Ken Chang; Boris Murmann (VLSI Circuits, 2018)