An out-of-order superscalar processor with speculative execution and fast, precise interrupts. - Harry Dwyer; Hwa C. Torng (MICRO, 1992)

Establishing a tight bound on task interference in embedded system instruction caches. - Harry Dwyer; John Fernando (CASES, 2001)