A 512-KB level-2 cache design in 45-nm for low power IA processor silverthorne. - Mohammed H. Taufique; Alex Okpisz; Haseeb N. Ahmed; John R. Riley; Mohammad M. Hasan; Gianfranco Gerosa (CICC, 2008)