Ultralow-Voltage Retention SRAM With a Power Gating Cell Architecture Using Header and Footer Power-Switches. - Hayato Yoshida; Yusaku Shiotsu; Daiki Kitagata; Shuu'ichirou Yamamoto; Satoshi Sugahara (IEEE Open J. Circuits Syst., 2021)