Efficient use of time and hardware redundancy for concurrent error detection in a 32-bit VLSI adder. - Barry W. Johnson; James H. Aylor; Haytham H. Hana (IEEE J. Solid State Circuits, 1988)