A methodology for FPGA to structured-ASIC synthesis and verification. - Michael D. Hutton; Richard Yuan; Jay Schleicher; Gregg Baeckler; Sammy Cheung; Kar Keng Chua; Hee Kong Phoo (DATE Designers' Forum, 2006)