Accelerating More Secure RC4 : Implementation of Seven FPGA Designs in Stages upto 8 byte per clock. - Rourab Paul; Hemanta Dey; Amlan Chakrabarti; Ranjan Ghosh (CoRR, 2016)