Signal Temporal Logic Verification and Synthesis Using Deep Reachability Analysis and Layered Control Architecture. - Joonwon Choi; Kartik Anand Pant; Youngim Nam; Henry Hellmann; Karthik Nune; Inseok Hwang 002 (CoRR, 2026)