A 0.0052 mm2 COMPACT DIGITAL PLL IN 65 nm CMOS. - Zhihong Luo; Yeung On Au; Benjamin Lau; Henry Law (J. Circuits Syst. Comput., 2012)