An experimental 1-Mbit cache DRAM with ECC. - Mikio Asakura; Yoshio Matsuda; Hidaka Hidaka; Yoshinori Tanaka; Kazuyasu Fujishima (IEEE J. Solid State Circuits, 1990)