A High-Speed Low-Power Multi-VDD CMOS/SIMOX SRAM With LV-TTL Level Input/Output Pins - Write/Read Assist Techniques for 1-V Operated Memory Cells. - Nobutaro Shibata; Mayumi Watanabe; Hideomi Okiyama (IEEE J. Solid State Circuits, 2010)