An architecture for high-performance/small-area multipliers for use in digital filtering applications. - Alan Y. Kwentus; Hing-Tsun Hung; Alan N. Willson Jr. (IEEE J. Solid State Circuits, 1994)