Building block layout based on block compaction and two-adjacent-side channel router. - Shoichiro Yamada; Hirohisa Tanabe (Great Lakes Symposium on VLSI, 1991)