Performance Estimation at Architecture Level for Embedded Systems. - Hiroshi Mizuno; Hiroyuki Kobayashi; Takao Onoye; Isao Shirakawa (IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2002)