A built-in testing scheme for ic memories by considering address decoder and cell array separately. - Hideo Tamamoto; Hirotomo Sakusabe; Yuichi Narita (Syst. Comput. Jpn., 1987)