Formal Verification Method for Combinatorial Circuits at High Level Design. - Junji Kitamichi; Hiroyuki Kageyama; Nobuo Funabiki (ASP-DAC, 1999)