Combined DRAM and logic chip for massively parallel systems. - Peter M. Kogge; Toshio Sunaga; Hisatada Miyataka; Koji Kitamura; Eric Retter (ARVLSI, 1995)