A parallel processing chip with embedded DRAM macros. - Toshio Sunaga; Hisatada Miyatake; Koji Kitamura; Peter M. Kogge; Eric Retter (IEEE J. Solid State Circuits, 1996)

A design for high-speed low-power CMOS fully parallel content-addressable memory macros. - Hisatada Miyatake; Masahiro Tanaka; Yotaro Mori (IEEE J. Solid State Circuits, 2001)