A 4-kB 500-MHz 4-T CMOS SRAM using low-VTHN bitline drivers and high-VTHP latches. - Chua-Chin Wang; Yih-Long Tseng; Hon-Yuan Leo; Ron Hu (IEEE Trans. Very Large Scale Integr. Syst., 2004)