Optimizing Wirelength And Delay of FPGA Tile through Floorplanning Based on Simulated Annealing Algorithm. - Honghong Long; Yu Bai; Yanze Li; Jian Wang 036; Jinmei Lai 001 (ASICON, 2023)