Architecture-aware Memory Access Scheduling for High-throughput Cascaded Classifiers. - Hsiang-Chih Hsiao; Chun-Wei Chen; Jonas Wang; Ming-Der Shieh; Pei-Yin Chen (DDECS, 2019)