SiliconMind-V1: Multi-Agent Distillation and Debug-Reasoning Workflows for Verilog Code Generation. - Mu-Chi Chen; Yu-Hung Kao; Po-Hsuan Huang; Shao-Chun Ho; Hsiang-Yu Tsou; I-Ting Wu; En-Ming Huang; Yu-Kai Hung; Wei-Po Hsin; Cheng Liang; Chia-Heng Tu; Shih-Hao Hung; et al. (CoRR, 2026)