Through-Silicon Via Fault-Tolerant Clock Networks for 3-D ICs. - Chiao-Ling Lung; Yu-Shih Su; Hsih-Hsiu Huang; Yiyu Shi 001; Shih-Chieh Chang 001 (IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2013)