Systolic Array-Based Accelerator Architecture Combining Iterative Variable-Width Approximate Multipliers. - Po-Ying Feng; Shih-Nung Lee; Yong-Chi Chang; Hsuan-Yu Chiang; Shu-Yen Lin (GCCE, 2024)