A low-jitter and low-power phase-locked loop design. - Kuo-Hsing Chen; Huan-Sen Liao; Lin-Jiunn Tzou (ISCAS, 2000)