A 10-gb/s CMOS clock and data recovery circuit with an analog phase interpolator. - Rainer Kreienkamp; Ulrich Langmann; Christoph Zimmermann; Takuma Aoyama; Hubert Siedhoff (IEEE J. Solid State Circuits, 2005)