Accurate Layout-Dependent Effect Model in 10 nm-Class DRAM Process Using Area-Efficient Array Test Circuits. - Seyoung Kim; Seungho Yang; Hyein Lim; Hyein Lee 008; Jongwook Jeon; Jung Yun Choi; Jaeha Kim (IEEE Access, 2023)