A 12-b 2 MS/s R-C Two-Step SAR ADC with Bit-Cycling Time Control and LSB Correction Logic. - Hyeokjoon Yang; Hyunbae Lee; Hanseul Kim; Sangwook Park; Jinwook Burm (ISOCC, 2020)