Hardware-Efficient QC-LDPC Decoding Architecture With Reduced Bit-Width and Saturation Management. - Hyeongseok Moon; In-Cheol Park (IEEE Trans. Circuits Syst. II Express Briefs, 2026)