Interleaving Test Algorithm for Subthreshold Leakage-Current Defects in DRAM Considering the Equal Bit Line Stress. - Hyoyoung Shin; Youngkyu Park; Gihwa Lee; Jungsik Park; Sungho Kang (IEEE Trans. Very Large Scale Integr. Syst., 2014)