A 3.3 V high speed CMOS PLL with 3-250 MHz input locking range. - Hyuk-Jun Sung; Kwang Sub Yoon (ISCAS (2), 1999)