A Delay Test Architecture for TSV With Resistive Open Defects in 3-D Stacked Memories. - Hyungsu Sung; Keewon Cho; Kunsang Yoon; Sungho Kang 001 (IEEE Trans. Very Large Scale Integr. Syst., 2014)