Energy Efficiency Scaling for 2 Decades (EES2) Roadmap for Computing. - T. Kaarsberg; J. Atulasimha; J. Baniecki; P. Fischer; S. Pawlowski; S. Misra; A. Bhavnagarwala; E. Salman; M. Ahmed; N. Li; R. Aggarwal; B. Hirano; et al. (HPEC, 2024)

Crossed Bit Line (CBL) Architecture in 3D Flash Memory CMOS Directly Bonded to Array (CBA) Structure. - Hiroshi Maejima; Katsuaki Isobe; N. Okada; Masaki Unno; T. Hashimoto; Tetsuaki Utsumi; T. Hisada; K. Maruyama; Toshiyuki Kouchi; T. Kotani; Hitoshi Shiga; O. Kwon; et al. (IMW, 2025)