Using Multiple Clocks in Highlevel Synthesis to overcome unbalanced clock cycles. - Yosi Ben-Asher; Ibrahim Qashqoush (MCSoC, 2023)

An Extended pipeline RISC-V CPU architecture. - Yosi Ben-Asher; Ibrahim Qashqoush (MCSoC, 2024)