AC-and DC-powered subnanosecond 1-kbit Josephson cache memory design. - Yoshifusa Wada; Mutsuo Hidaka; Shuichi Nagasawa; Ichiro Ishida (IEEE J. Solid State Circuits, 1988)