Optimization of chip level clock tree performance by using simultaneous drivers and wire sizing. - Shlomo Greenberg; Ido Bloch; Moti Horwitz; Avishay Maman (ICECS, 2004)