UVM-Based Verification of a Mixed-Signal Design Using SystemVerilog. - Nikolaos Georgoulopoulos; Ioannis Giannou; Alkiviadis A. Hatzopoulos (PATMOS, 2018)