Clock tree synthesis for heterogeneous 3-D integrated circuits. - Isuru Daulagala; Ioannis Savidis (SLIP, 2017)