A study of floating-point architectures for pipelined RISC processors. - J. A. P. Reyes; Louis P. Alarcón; L. Alarilla Jr. (ISCAS, 2006)