A Method for Reducing Power Consumption of CMOS Logic Based on Signal Transition Probability. - J. Akita; K. Asada (EDAC-ETC-EUROASIC, 1994)