A 64-Mbit, 640-MByte/s bidirectional data strobed, double-data-rate SDRAM with a 40-mW DLL for a 256-MByte memory system. - Chang-Hyun Kim; Jung-Hwa Lee; J. B. Lee; Beomsup Kim; C. S. Park; Sang-Bo Lee; S. Y. Lee; C. W. Park; J. G. Roh; Hyoung Sik Nam; D. Y. Kim; D. Y. Lee; et al. (IEEE J. Solid State Circuits, 1998)