An Improved Data Flow Architecture for Logic Simulation Acceleration. - Ausif Mahmood; Jayantha Herath; J. Jayasumana (VLSI Design, 1994)